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Abstract-Implementation of a regular sampled PWM 
technique based on a single carrier multilevel modulation 
strategy on a multilevel inverter using a digital signal processor 
(DSP) is presented in this paper. The equations representing the 
leading edges of the PWM pulses for the multilevel inverter arc 
utilized in generating the gating signals for the multilevel 
inverter power devices using a dSPACE DS1102 controller 
board. Two types o f  the DS1102 conholler board implementation 
are presented. The first type involves the development of 
MATLAWSimulink blocks that models a PWM signal generator 
and used in conjunction with MATLABlReal-Time Workshop 
and dSPACEIReal-Time Interface to actually generate the 
signals. The other type involves hand-coding (writing of a C 
program) with algorithms designed to generate PWM signals 
using the DSllOZ controller board. Results based on both types 
of the DSll02 controller board implementation are compared 
and analysed. The performance of the multilevel inverter 
employing the later is also evaluated in terms of its output 
voltage waveforms and harmonic spectrums with variations in 
the modulation index. 
Index Terms-DSP, regular sampled, PWM, inverter, 
multilevel 
I. INIRODUCTION 
HE multilevel inverter topology has gained increasing T attention in recent years particularly in applications 
involving high voltage and power. This is mostlydue to the 
Iimitations of the conventional two-level output inverters in 
handling high power conversion. The ma& f a twe  of a 
multilevel inverter i s  its ability to reduce the voltage stress on 
each power device due to the utilization of multiple levels on 
the DC bus. This is especially important when a high DC side 
voltage is imposed by an application. There are several types 
of tnuItilevel inverters but the one considered in this work is 
the modufar structured multilevel inverter (MSMI). 
Works that are based on the extension of the canier-based 
subharmonic natural PWM strategy in traditional two-level 
output inverters io the multilevel inverters have been reported 
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in literatures. In this case, the idea is to use several triangular 
carrier signals with only one modulating signal. Thus, this 
strategy is commonly h o w n  as the multicarrier modulation 
strategy. A single carrier multilevel modulation strategy has 
also been proposed as a basis to a regular sampled PWM 
strategy for the MSMI, with digital techniques such as a 
microprocessor or a digital signal processor (DSP) as its 
practicaI implementation method 111. Further work on the 
regular sampled PWM strategy has been reported with the 
development of equations that represent the leading edges of 
the PWM pulses for the multilevel inverter and its 
implementation using a microcontroller [2]. 
This paper presents the results of some experimental work 
using a single-phase 5-level configuration of the MSMZ which 
is an extension to the work reported in [3]. It describes the 
utilization of the developed equations [2] in generating the 
gating signals for the MSMI power devices using a dSPACE 
DS 1 102 controller board. This controller board is based on the 
Texas Instruments TMS320C31 floating-point DSP, which 
builds the main processing unit, providing fast instruction 
cycle time for numeric intensive algorithm. Two types of the 
DS1102 controller board implementation are presented. The 
first type involves the development of MATLAB/Simulink 
blocks that models the PWM signal generator and used in 
conjunction with MATLAWReal-Time Workshop and 
dSPACE/Real-Time Interface to actually generate the signals. 
The other type involves hand-coding (writing of a C program) 
with algorithms designed to generate the PWM signals using 
the DS1102 controller board. Results based on both types of 
the DSI 102 controller board implementation are compared 
and analysed. The performance of the MSMI employing the 
later is also evaluated in terms of its output voltage waveforms 
and harmonic spectrums with variations in the modulation 
index.. 
II. MODULAR STRUClWlZED MULTLEVEL 
INVERTER (MSMI) 
A. Circuit Topology 
Fig. 1 shows a single-phase 5-level configuration of the 
MSMI. The MSMI is unique when compared to other types of 
multilevel inverters in sense that it consists of several modules 
that require separate DC sources. Compared to other types of 
multilevel inverters, the MSMI requires less number of 
components with no extra clamping diodes or voltage 
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balancing capacitors that only further complicate the overall 
inverter operation. As can be seen from Fig. 1, each module of 
the MSMI has the same structure where by it is represented by 
a single phase full-bridge inverter. This simple modular 
structure not only allows practically unlimited number of 
levels for the MSMI by stacking up the modules but also 
facilitates its packaging. 
s32q s12q 
Ir” 
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Fig. I .  Single-phase 5-level MSMI configuration 
The operation ofthe MSMI can be easily understood where 
by the output phase voltage is equal to the summation of the 
output voltage of the respective modules that are connected in 
series. The number of modules (M) which is equal to the 
number of DC sources required depends on the number of 
levels (N) of the MSMI. It is usually assumed that N is add as 
this wouId give an integer valued M which would simplify 
further analysis. As an example, for an output voltage 
consisting of five levels which include +2Vm, +Vx,  0, -Vm 
and -ZV, the number of modules needed is  2. The following 
equation gives the relationship between N and M. 
B. PWM Unipolar Symmetrical Regular Sampled Technique 
The PWM unipolar symmetrical regular sampled technique 
is developed [23 based on a single-carrier multilevel 
modulation strategy. The main idea is to use one triangular 
carrier signal with two sampled sinusoidal modulation signals. 
The number of sampled sinusoidal modulation signals is equal 
to the number of modules in the MSMZ. The position of  the 
modulation signals that change with the modulation index 
(mi) allows the MSMI to have a 5-level output voltage only 
when mi is greater than 0.5. Otherwise a 3-level MSMl output 
voltage is generated. In this case, the single-carrier multilevel 
modulation strateby works exactly as the cIassicaI unipolar 
P W M  switching technique which gives a three level output 
voltage namely +Vm, 0 and -Vw for the MSMI, assuming 
V, is each module’s DC source. Both the sampled 
modulation signals and the single carrier signal are required to 
develop the switching angle equations. These switching angle 
equations are then used to obtain the rising edge time as 
presented by (2) and the falling edge time as given by (3), of 
the PWM pulses where; 
tnegfi) is the rising edge time and represented as the timings 
of LOGIC 1. 
tpos(k) is the falling edge time and represented as the timings 
of LOGIC 0. 
k is the number of intersections of the carrier signal. 
Tc is the period of the carrier signal. 
Tm is the period of the sampled modulation signals. 
Ac is the amplitude of the carrier simal. 
Am is the amplitude of the sampled modulation signals. 
Bm i s  the cross-point at Y-axis. 
Bc is the cross-point at X-axis. 
Based on (2) and (3) the design of the P W M  signal 
generator blocks using MATLAB/Simulink and the 
algorithms to generate the PWM signal through handcoding 
are developed. In both cases, the design is limited to a fixed 
fkequency modulation ratio (mf) of 20 
III. DESIGN OF THE PWM SIGNAL GENERATOR 
A. Development of the MA TLAB/Simulink Blockr 
Basically, three main MATLAEVSimulink blocks are 
developed to represent the PWM signal generator. The 
functions of these blocks are: 
To generate the timings of LOGIC 1 and the timings 
of LOGIC 0. 
To generate LOGIC I and LOGIC 0. 
To become an intdace witb the DS1102 controller 
board using mainly MATLABRd-Time Workshop 
(RlT) and dSPACE/Real-Time Interface @TI) [3]. 
Generation of the timings for LOGIC 1 and LOGIC 0 are 
based on (2 )  and (3). Fig. 2 shows the subsystem of the 
MATLAB/Simulink block developed to fulfill this purpose. 
Block negVl(odd) is used to generate the timings of LOGIC 1 
while block posVi is used to generate the timings of LOGIC 
0. Table 1 provides the related parameters that are utilized to 
obtain the timing values for mi = 0.4 and mi = 0.8. The timing 
values obtained are for the first quarter cycle of the MSMI 
PWM output voltage waveform. For the same value of k, the 
subsystem of the MATLAB/Simulmk block as shown in Fig. 
1614 
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2 can be manipulated to generate the first half cycle of the 
PWM waveform. Table 2 shows the relationships between the 
timings of ?4 cycle, '/2 cycle, % cycle and one complete cycle 
of the PWM waveform. Based on the timing values, the pulse 
widths of the PWM waveform can be calculated. 
Wdk) tp044 fwik) ws&) w @ )  tpos(k) W@) 
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 fig^ 2. Subsystem of the MATLAB/Shulink block to generate tlle timings of 
LOGIC 1 and LOGIC 0 
TABLE 1 
RELATED PARAMETERS TO GENERATE THE TIMINGS OF 
LOGIC I AND LOGIC 0. 
where; 
A = timings of LOGIC 1. 
B = timings of LOGIC 0. 
The pulse widths of the PWM waveform become the inputs 
to the second MATLAB/Simulink block whose subsystem is 
shown in Fig, 3. This MATLABlSimulink block is developed 
to generate LOGIC 1 and LOGIC 0 by making suitable 
modifications to the signal generator block fiom 
MATLAB/Simulink's Library. The pulse widths obtained 
ftom the frst MATLAEVSimulink bIock described earlier are 
block on the input and output sides respectively. The 
DS 1 102ADC block consists of four channels that relate to the 
DSllO2 controller board Inputloutput (VO) pins. One of the 
chaauels, in this case ADCM is chosen to read values from a 
DC power supply with voltages that can be set to vary 
between 0 to 10 V. These voltage values represent the 
modulation index of the PWM Unipolar s y m n e ~ c a l  regular 
sampled technique described in the previous section for the 
MSMI ranging typically fiom 0 to 1. The DS11020UT block 
actually represents a 16 bit digital output whose channels that 
also relate to the DS1102 controller board U 0  pins can be 
chosen to generate the PWM signals for each of the MSMI 
module online, in real time. However, before the signals can 
be generated, the MATLAB/Simulink Solver and RTW 
simulation parameters have to be properly set. 
d 
O W 4  
Fig. 3. Subsystem of the MATLAB/Simulink block to generate LOGIC 1 and 
LOGIC 0. 
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U 
DSI iomc PWM 
Fig. 4. Block diagram of the interface between MATLABlSirnulihk block and 
the DS 1102 controller board 
E. Dmelopment of the Hand-coded Cprogram 
signals through hand-coding. 
Fig. 5 shows the algorithms used to generate the P W M  
converted in the form of duty cycles. Refening to Fig. 3, 
comparison between the values of the start-time (obtained 
fiom the MATLAB/Sirnulink block of Fig. 2) with the dock 
value will produce LOGIC 1 and LOGIC 0. 
Fig. 4 shows the block diagram of the interface between 
MATLAEVSimuIink and the DSllO2 controller board. 
Referring to Fig. 4, the DSllO2ADC and the DS1 l020UT 
blocks are interfaced with the MATLAB/Simulink (PWM) (4 
1615 
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Fig. 5. Flowchart of the hand-cdmg algorithms 
IV. ANALYSIS ON THE RESULTS OF THE! DS1102 
CONTROLLER BOARD IMPLEMENTATION 
A. Comparison 011 the Generated PWM Signnls 
For comparison purposes, Fig. 6 shows the P W M  signals 
obtained for each of the MSMI module based on simulation 
using MATLAB/Simulink and experimental results for mi = 
0.4 and mf = 20. The later are shown for both types of the 
DS1102 controller board implementation, by using an 
oscilloscope connected to the relevant U0 pins. , . ~ ~ -  Ir, -. I lll__ll 111 
C__.__l__-+ , I  
time PWM Flexibility 
(S) pulses 
Fixed mi 
280 p More Fixedmf 
.-. **-* 
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Fig. 6. P W M  signals for module 1 (upper) and module 2 (lower) of the M S M  
for mi = 0.4 and mf= 20 based on the results obtained fiom (a) simulation (b) 
MATLABRTW- dSPACERTI (c) Hand-coding 
Variable mi 
Less Fixedmf 
Fig. 7 shows the PWM signals obtained for each of the 
MSMI module based on simulation using MATLABlSimulink 
and experimental results for mi = 0.8 and mf = 20. 
I . . . .  . . . . .  
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Fig. 7. PWM signals for module 1 (upper) aad module 2 (lower) of the MSMl 
for mi = 0.8, mf = 20 based on the results obtained from (a) simulation@) 
MATLABIRTW- dSPACE/RTI (e )  Hand-coding 
Referring to Fig. 6@) and (c) and Fig. 7@) and (c), the 
main feature that can be detected born the PWM signals 
generated is the missing pulses. Table 3 compares the overall 
performance of both types of the DS1102 coniroller board 
implementation in generating the PWM signals. 
TABLE 3 
COMPARISON BETWEEN THE DS1102 CONTROLLER BOARD 
IMPLEMENTATION 
1 TypeofDSllOZ 1 Sampling I Missing I 
Using the DSllO2 controller board, which is based on the 
Texas Instruments TMS320C3 1 floating-point DSP, 
implementation using MATLABRTW - dSPACElRT1 
requires less time for development as it can be expanded fiom 
the simulation blocks developed using MATLAEVSimulink. 
1616 
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However, as can be seen from Table 3, the sampling time that 
can be achieved i s  280 Clseconds which corresponds to only a 
5.04" resolution for the switching instants of the PWM 
signals. This results in a few missing pulses in the PWM 
waveform particularly those that are less than one sampling 
interval as observed in Fig. 6@) and Fig. 7(b). In addition, the 
design of the MATLAB/Simulink blocks has to be constrained 
to a fixed value for mi. Otherwise, a larger sampling time will 
be required which will contribute to more missing pulses. 
Hand-coding is obviously time consuming but its 
worthwhile in sense that the sampling time achieved is very 
small, in this case only 10 pseconds which translates to 0.18' 
resolution for the switching instants of the PWM signak. 
However, the results of Fig. 6(c) and Fig. 7(c) still show some 
missing pulses which in this case are found to be due to some 
problems in the algorithms of the C program itself. Work is 
still being done to rectify this problem. Through hand-coding, 
the algorithms can be designed for variable mi while a 
smallest possible sampling time can be achieved. 
B. Performance of the MSMI Employing the Hand-coded 
Itnplementai%on of the DSI 102 Conh.oller Board 
A low power proof-ofconcept protolype of the MSMI as 
shown in Fig. 1 is constructed with the DC voltage supplied to 
each module set at V, = 100 V. Using an external logic 
gates circuit, the gate signals for each of the MSMI power 
devices are generated from the PWM signals obtained at the 
selected I/O pins of the DSllO2 controller board. 
Fig. 8 and Fig. 9 show the PWM patterns and harmonic 
spectrums of the simuiated and experimental (based on hand- 
coding implementation of the DS1102 controller board) 
MSMI output voltage for apl = 0.4 and 0.8 respectively. The 
PWM waveforms of the 5-level MSMI output voltages ftom 
both the simulation and experimental results for apl = 0.4 and 
apl = 0.8 show three-level waveforms and five-level 
waveforms respectively. These results confirm the features of 
the single-carrier multilevel modulation strategy as described 
earlier. The amplitude of the harmonics fiom the experimental 
results of Fig. X(b) and 9(b) are given in the form of tms 
values. For mi = 0.4, the rms amplitude of the fundamental is 
56.57 V which is approximately the same as that shown in 
Fig. 8@). 
@) 
Fig. 8. Output voltage of the 5-level MSM for mi = 0.4 based on 
simulation (upper) and experimental (lower) results. (a) P W M  waveform 
(b) harmonic spectrum 
For mi = 0.8, the nns amplitude of the fundamental is 
1 13.14 V which is also approximately the same as that shown 
in Fig. 9@). Some even order harmonics are detected in the 
harmonic spectrum of the experimental MSMI output voltage 
for mi = 0.8. This is most probably due to the missing pulses 
in the PWM waveform as seen in Fig. 9(a) in comparison to 
the simulation results that affects its supposing quarter-wave 
symmetric properties. 
@) 
Fig. 9. Output voltage ofthe 5-level MSMI for mi = 0.8 based on 
simulation (upper) and experimental (lower) results. (a) PWM waveform 
&I) harmonic spec" 
1617 
Authorized licensed use limited to: UNIVERSITY TEKNOLOGI MALAYSIA. Downloaded on January 7, 2009 at 22:12 from IEEE Xplore.  Restrictions apply.
V. CONCLUSIONS VI. REFERENCES 
Two types of the DS1102 controller board based on the 
Texas Instruments TMS32OC31 floating-point DSP 
implementation of the regular sampled P W M  technique for an 
MSMI have been presented. The first type that involves the 
development of MATLAB/SimuW blocks that models a 
PWM signal generator and used in conjunction with 
MATLAB/Real-Time Workshop and dSPACEIReal-Time 
Interface to generate the signals are found to be less time 
consuming. However, the achievable sampling time is too big 
(280 pseconds) and not suitable if the best possible 
performance of the MSMI is expected. The other type that 
invohes hand-coding (writing of a C program) with 
algorithms designed to generate the P W M  signals may require 
more development time. However, the achievable sampling 
time is 10 pseconds which is adequate to e m e  that all the 
pulses are present in the MSMI output voltage P W  
waveform. Although some pulses are still missing in this case 
for mi = 0.8, this is not due to the effect of the sampling time 
but more to the problem associated with the development of 
the algorithms in the C program which is currently being 
detected for rectification. Despite the problem of the missing 
pulses, the experimental results have shown that the amplitude 
of the fundamental of the MSMI output voltage are not greatly 
affected as the values obtained are approximately the same as 
the expected values according to the theory, as pointed out 
earlier. 
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